收藏本站
Lattice Semiconductor
Figure 6. Example Coef?cient Sequences Written in Coef?cient Memory
Upper Locations
of EBR (Un u sed
in this Example)
Correlator IP Core
Ro w 7
0
0
0
0
Coefficient
Se qu ence 1
Coefficient
Se qu ence 0
Ro w 6
Ro w 5
Ro w 4
Ro w 3
Ro w 2
Ro w 1
Ro w 0
0
1
0
1
0
1
1
0
0
0
0
1
1
1
0
0
0
1
1
1
0
1
0
0
0
0
1
0
M W IDTH w ide
In con?gurations where the number of taps is not a power of 2, the coef?cient sequences will need to be padded
with zeros so that all coef?cient sequences written to the Coef?cient Memory are a power of 2 long. This is
because the Coef?cient and Tap Memories must be divided up evenly into sections representing the individual
channels and coef?cient sequences. In the example above, if the number of taps were less than 16, the coef?cients
would still be written into memory the same way except that padding zeros would be added before the MSB. The
padding zeros would be written into memory starting at the MSB of row 3 for coef?cient sequence 0.
Correlator and Adder/Accumulator Blocks
The Correlator block performs the multiplication operations in Equations 1 and 2. The coef?cients are con?gured by
the user to be either unsigned or signed. If unsigned, then the binary coef?cient values simply represent {1,0} and
the multiplications reduce to either passing the tap values read from memory to the Adder/Accumulator, or passing
a zero value. If the coef?cients are signed, then the binary coef?cients {1,0} represent values of {+1,-1}. If a tap
value is multiplied by 1, then the Correlator block does nothing other than pass the tap value read from memory to
the Adder/Accumulator. If a tap value is multiplied by -1, then the Correlator block does a two’s complement conver-
sion of the tap value read from memory and passes the result to the Adder/Accumulator, which in turn completes
the summation of the correlation sequence to generate the ?nal result.
Decimation
The Correlator IP core allows the input data to be oversampled from two to eight times the normal sampling rate.
The OS_FACTOR parameter should be set to the correct oversampling rate. When this is done, the core will auto-
matically decimate the amount of data which is included in the correlation operations by the correct amount. For
example, if the number of taps is eight and an oversampling rate of two is chosen, then the circuit will correlate the
eight coef?cient values with the newest input tap data value and the odd numbered tap data values from the past
15 “old” data values. The correlation will look like this:
r = d1c1 + d3c2 + d5c3 + d7c4 + d9c5 + d11c6 + d13c7 + d15c8
(4)
The number of data values stored in Tap Memory for a given channel becomes [OS_FACTOR*NUM_TAP], or in
this case 16. The number of coef?cients per channel is still equal to NUM_TAP.
7
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
CP2-GSA-L CONN SHIELD LOWER TYPE A 22
CP2-HSA110-1 CONN SHROUD CPCI 2MM TYPE A 22
CP2-HSC055-4 CONN SHROUD CPCI 2MM TYPE C 11
CP2-K3567-SR-F COMPACT PCI - MISC
CP2105EK KIT EVAL FOR CP2105
CP881 CONN BNC PLUG CRIMP RG-58
CP882 CONN BNC PLUG CRIMP RG-59,62
CPC2400E-EVAL MODULE MODEM 2400BAUD EMBEDDEDED
相关代理商/技术参数
CORTEC VCI 101 制造商:CORTEC CORPORATION 功能描述:VCI EMITTER FOAM SMALL
CORTEC VCI 105 制造商:CORTEC CORPORATION 功能描述:VCI EMITTER TYVEK SM
CORTEC VCI 111 制造商:CORTEC CORPORATION 功能描述:VCI EMITTER TYVEK LGE
CO-SHINING EVB 制造商:Embest Info&Tech Co Ltd 功能描述:BOARD EVAL ARDUINO COMPATIBLE M051 制造商:Embest Info&Tech Co Ltd 功能描述:BOARD, EVAL, ARDUINO COMPATIBLE M051
COSIGRAPH 2 制造商:COSINUS 功能描述:SOFTWARE
COSP8436BK1 功能描述:机架和机柜配件 SOLID SIDE PANELS RoHS:否 制造商:Bivar 产品:Rack Accessories 面板空间: 颜色:Black
COST = 15.00 EACH FROM AS 制造商: 功能描述: 制造商:undefined 功能描述:
COTH-0150 制造商:TYAN 功能描述:CPU UPGRADE SET (INCLUDES POWER SUPPLY) FOR B4881 VX50 BAREB - Bulk